I. INTRODUCTION T is well known that negative differential resistance (NDR)
I or folded I-V characteristics of devices can be exploited to create extremely fast and compact circuits [l] . While the properties of resonant tunneling diodes (RTD's) were predicted almost 20 years ago [2] , recent developments in growth techniques such as molecular beam epitaxy (MBE) have made it possible to actually build and use these devices. One of the main application areas of the new devices is in multiple-valued logic.
Multiple-valued logic seeks to improve the information processing efficiency of a circuit by transmitting more information on each signal line than simple binary logic and by implementing complex functions of the inputs in a single gate [3] . However, the use of multiple-valued logic has been hampered by the fact that compact and stable multiple-valued logic circuits are hard to build, the noise margins on multiplevalued lines are reduced, and most important of all, there is a need to perform conversions to and from a predominantly Just as any binary logic circuit can be implemented using just two-input NAND's or NOR's or two-input binary multiplexers or a combination of AND-OR-NOT gates, it is possible to implement any multiple-valued function E using just a small set of gate types [8] . While the generalized multiplevalued NAND/NOR gates cannot by themselves implement any generalized function F, T-gates, or generalized m-valued multiplexers with n m-valued inputs and one m-valued se- This paper describes a multiple-valued logic T-gate using NDR devices. This gate not only achieves significant savings in area over implementations using conventional devices, but also achieves savings in area when compared with MOS implementations of binary logic with equivalent information processing capacity. A quatemary logic T-gate is described here, but the design principles apply to any m-valued logic, ( m > 2). The quaternary logic T-gate described here can also be used to build simple and efficient binary-quaternary and quaternary-binary converters. Any quaternary logic function can be efficiently implemented using these T-gates alone, just as any binary logic function can be implemented using binary multiplexers alone. A detailed description of the Tgate designed with RTD's is presented next, followed by an alternate design with RTBT's or RHET's. All the designs were simulated using NDR-SPICE [9], an enhanced version of the standard SPICE simulator that has models for the new quantum electronic devices and has improved convergence routines. The designs using RTD's and HBT's (or BJT's) were assembled and tested using discrete devices.
T-GATE USING RTD's
The quaternary T-Gate or multiplexer is a circuit with four data inputs, one data output, and one control(se1ect) input. All the inputs and the output are four-valued, taking on one of the logical values from the set M = {0,1,2,3}. Fig. 1 shows the schematic outline and truth table of the T-Gate. The select line is input to a decoder circuit made up of RTD's; the output of the decoder is in the form of four enable lines, each of which is HIGH for exactly one of the four possible values on the select line. The enable lines control four independent current switch stages, each of which receives one of the four data inputs to the T-gate. The output of each current-switch is proportional to its input data when the current-switch enable line is HIGH and zero when the enable line is low. The output stage sums the current-switch outputs and performs suitable level-shifting and scaling of the output levels. Each of the above three components is described in detail below.
A. The RTD Decoder
The select input of the multiplexer is connected to a ?r network consisting of RTD's and resistors (see Fig. 2 ). The series resistors R1, R2, R3, and R4 form a chain terminated in an RTD branch. The other RTD branches are tapped off from the resistor chain. Each RTD branch consisting of an RTD in series with a resistor, is in itself a bistable circuit that switches from one state to another at a precise value of the applied voltage, as the applied voltage is increased from 0 V. The resistor chain causes a progressively smaller voltage to be applied across each RTD branch in the ?r-network, causing each RTD branch to switch states at different (increasing) applied voltages.
The RTD Brunch: The operation of the selector circuit may be understood by considering the operation of a single RTD branch consisting of an RTD connected to the base of a transistor and a resistor Rblas. The voltage at the base of the HBT is determined from the load line shown in Fig. 3(a) . The base-emitter junction of the HBT is assumed to behave as an ideal diode. As the input voltage Vnode is increased, the idealized RTD characteristic slides to the right as shown in Fig. 3(a) . The voltage V,,,, is plotted as a function of Vnode in Fig. 3(b) . Initially, Vbase is small and the HBT is OFF. When Vbase reaches the cut-in voltage of the ideal diode, the HBT is ON (saturation). As the input voltage is increased further, the folded I-V characteristic of the RTD causes the operating point to jump to the second positive differential resistance region in the RTD curve and the voltage Vbase is consequently well below cut-in so that the HBT gets tumed OFF. Further increasing the applied voltage will cause the HBT to eventually turn ON again. However, the resistance values and the applied voltages are chosen so that the voltage never gets high enough to turn on the HBT a second time.
The RTD-branches further down the chain see smaller input voltages (Vnode) and consequently the associated HBT's turn on at higher applied voltages (higher select voltages). The collector voltage of the HBT is low whenever the HBT is ON and high whenever the HBT is OFF.
The explanation above is based on simple linear models and neglects higher order effects (observed/simulated) and also the fact that the switching of the stable state of an RTD branch abruptly decreases the current through the branch, causing voltage changes across the entire T network. A fourvalued decoder has been breadboarded with npn transistors (2N2222) and RTD's (UMA-1174) fabricated and packaged in the University of Michigan. Oscilloscope traces of the enable outputs corresponding to a sawtooth select voltage are shown in Fig. 4 . It can be observed that the enable lines go low at their corresponding select voltages and are nonoverlapping, which is desirable in a decoder.
B. Current Switches and the Output Stage
The enable outputs of the RTD decoder stage are compared with a fixed voltage to set four current switches ON or OFF. The multiplexer-data inputs are used to set up the tail current in the current switch through a simple current mirror configuration. Considering for the moment a single current- The multiplexer circuit can also be modified to make a 1 : 4 demultiplexer. The tail current in all the switch branches is set by the input voltage or current while the enable lines make each output equal to either V,, (if not selected) or a linear function of the input (if selected). An output stage is again required to invert and shift the output levels.
Experimental results for a breadboarded multiplexer are shown in Fig. 5(a) . Channels 1 4 are connected to 1.5 V, 2.0 V, 0.5 V, and 1.0 V, respectively; these voltages represent logic levels of 2, 3, 0, and 1. The select input is a sine wave with a 0.95 V offset and 0.825 V amplitude; this allows repeated selection of the four different channels together with a period where no channel is selected (Vselect is out of range).
One can clearly see that the output (0, 2 , 3, 0, 1, 0, 3, 2, 0, . . .) shown corresponds exactly to the input of the channel being selected; it also shows that if no channel is selected, the output will assume a zero value. Note that a fast asynchronous pulse (not shown) is also being applied to the reset input in order to eliminate hysteresis.
The same multiplexer has also been used for analog multiplexing [see Fig. 5(b) ]. Channel l of the multiplexer is connected to a ramping up signal, Channel 2 is connected to a sinusoidal wave (top trace), Channel 3 is connected to ground, and Channel 4 is connected to a triangular wave (middle trace). The select input is given a ramping up signal that cuts through all the select voltages. One can see that the output of the multiplexer (bottom trace) outputs the correct channel input waveform as that particular channel is selected.
T-GATE USING RHET's and RTBT's
Resonant tunneling bipolar transistors (RTBT's) [lo] and resonant tunneling hot electron transistors (RHET's) [ l 11 are three terminal devices with negative differential resistance in the base-emitter I-V characteristics and negative transconductance in the common-emitter characteristics. An advantage of the RHET and RTBT over the RTD is that the three terminal devices allow the input and output signals to be decoupled without having to insert extra buffer stages.
When the RHET or RTBT is connected in a simple common-emitter or inverter configuration as shown in Fig. 6 , the resultant dc transfer curve shows a small, sharply defined region where the output voltage falls below a voltage marked 
IV. SUMMARY
Two quaternary T-Gates or multiplexers and one demultiplexer have been described. These gates use the folded I-V characteristics of NDR devices to obtain compact implementations of multiple-valued logic functions. The RHETRTBT multiplexer uses 13 transistors (RHET'sRTBT's and HBT's) and 16 resistors while a CMOS circuit with equivalent functionality (binary, 2-b 4 : 1 mux) would require 44 transistors (MOSFET's). The savings in area increase with higher-valued logics. For an eight-valued T-Gate (8 : 1 mux), the multiplexer design described above can be extended by using eight literalpass gates with tighter margins on input voltages. Such a multiplexer would use 25 transistors and 32 resistors as against 118 MOSFET's for an equivalent CMOS implementation (binary, 3-b 8 : 1 mux). 
